



DC6288FD

Mixed-Signal LCD Flash Microcontroller

DC6288FD is an 8-bit Microcontroller Unit designed with low voltage embedded Flash memory and LCD driver. It is manufactured in advanced CMOS process with Super 1T CISC CPU core, Flash memory, and digital and analog peripherals suitable for mixed-signal application. As Flash memory is adopted in the MCU, firmware programming and upgrading (In System Programming) can be implemented which can significantly reduce development cycle time and dead inventory.

Features

- ◆ High-Performance 1T CISC 8-bit CPU core
 - ◇ 12MHz, 1 MIPS/MHz
 - ◇ 4 priority level interrupt controller
- ◆ Application Memory
 - ◇ 256B core SRAM with 2 KB Expanded SRAM
 - ◇ 32 KB Configurable Program & Data Flash Memory
 - ◇ Self-Flash memory read/write with write protection mechanism
- ◆ Built-in LCD Controller / Driver
 - ◇ Support 4COM or 8COM
 - ◇ 224 pixels (28 seg x 8 com)
 - ◇ 288 pixels (36 seg x 8 com)
 - ◇ 416 pixels (52 seg x 8 com)
- ◆ Clocks
 - ◇ High accuracy 12MHz oscillator
 - ◇ Low power 50kHz oscillator
- ◆ Up to 50 GPIO with interrupt function
- ◆ Timers/Counters/Pulse Width Modulators
 - ◇ 16-bit Timers x 2
 - ◇ 16-bit Timer with 4 compare/capture modules supporting motor control
 - ◇ 24-bit Timer with 3 compare modules supporting motor control
 - ◇ 16-bit Watchdog Timer x 1
 - ◇ 8-bit Pulse width modulator x 2
 - ◇ 20-bit RTC Timer
- ◆ 12-Bit Full-differential ADC with single-end input mode
 - ◇ Maximum 200k samples per second
 - ◇ 20 input channels
 - ◇ Window comparator
 - ◇ Temperature Sensor
 - ◇ Bandgap Voltage Reference
- ◆ Communication Interfaces
 - ◇ Integrated Enhanced USART x 1
 - ◇ Synchronous Serial Interface (SPI)
 - ◇ I²C with support for SMBus
- ◆ Power Monitor
 - ◇ Low Voltage Detection (LVD) BOR
 - ◇ 4 selectable levels of Low Voltage Indication (LVI)
- ◆ Support OTA through UART
- ◆ Support on-chip debug and C development
- ◆ Operating voltage: 1.5 - 3.6V
- ◆ LCD Auto-run mode for low stand-by current consumption (<20uA)
- ◆ Temperature range: -40 to 85, 105°C
- ◆ Package type:
 - 56-pin QFN 8mm x 8mm, 0.5mm pitch
 - 88-pin QFN 10mm x 10mm, 0.4mm pitch
 - 128-pin LQFP 14mm x 14mm, 0.4mm pitch
 - 128-pin QFN 14mm x 14mm, 0.4mm pitch
 Quick look on [Ordering Information](#)

Table of Contents

1	ELECTRICAL CHARACTERISTICS	4
1.1	ABSOLUTE MAXIMUM RATINGS	4
1.2	DC ELECTRICAL CHARACTERISTICS	4
1.3	LOW VOLTAGE DETECT CIRCUIT CHARACTERISTICS	5
1.4	LCD DRIVER	5
1.5	SRAM DATA RETENTION VOLTAGE IN STOP MODE	5
1.6	INPUT/OUTPUT CAPACITANCE.....	5
1.7	FLASH MEMORY DATA RETENTION	5
1.8	OSCILLATION CHARACTERISTICS	6
1.9	12-BIT ADC CHARACTERISTICS	7
1.10	TEMPERATURE SENSOR CHARACTERISTICS	7
1.11	BANDGAP VOLTAGE REFERENCE.....	7
1.12	THERMAL CHARACTERISTICS.....	8
2	PIN ASSIGNMENT	9
2.1	DC6288FD32Z6 – QFN56, 32 SEG X 4 COM / 28 SEG X 8 COM	9
2.2	DC6288FD32V6 – QFN88, 40 SEG X 4 COM / 36 SEG X 8 COM	10
2.3	DC6288FD32B4A/B6A – LQFP128 / QFN128, 40 SEG X 4 COM / 36 SEG X 8 COM	11
2.4	DC6288FD32B4B/B6B – LQFP128 / QFN128, 56 SEG X 4 COM / 52 SEG X 8 COM	12
3	ARCHITECTURE OVERVIEW	14
4	CENTRAL PROCESSING UNIT (CPU)	15
5	MEMORY	15
6	I/O PORT	16
7	LCD CONTROLLER / DRIVER	17
8	12-BIT FULL-DIFFERENTIAL ADC WITH SINGLE-END INPUT MODE	19
9	INTERNAL BANDGAP VOLTAGE REFERENCE & TEMPERATURE SENSOR	19
10	GENERAL PURPOSE TIMERS/COUNTERS 0 & 1	20
11	TIMER 2	21
12	TIMER 24	21
13	ENHANCED UART	22
14	INTER-INTEGRATED CIRCUIT (I²C) INTERFACE	22
15	SERIAL PERIPHERAL INTERFACE	22
16	LOW VOLTAGE DETECTION RESET	22
17	IN SYSTEM PROGRAMMING	23
18	ORDERING INFORMATION	23
19	PACKAGE OUTLINES	24
19.1	56-PIN QFN	24
19.2	88-PIN QFN	25
19.3	128-PIN LQFP	26
19.4	128-PIN QFN	27
20	REVISION HISTORY	28

1 Electrical Characteristics

1.1 Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$, unless specified otherwise

Parameter	Symbol	Conditions	Rating	Unit
Supply Voltage	V_{DD}	-	-0.3 to +3.8	V
Input Voltage	V_{IN}	-	-0.3 to $V_{DD} + 0.3$	V
Output Current High	I_{OH}	One I/O pin active ^[1]	-18	mA
		Total pin current for ports A,B,C and D ^[2]	-60	mA
Output Current Low	I_{OL}	One I/O pin active ^[3]	+30	mA
		Total pin current for ports A,B,C and D ^[4]	+100	mA
Operating Temperature	T_A	-	-40 to +85	$^\circ\text{C}$
Junction Temperature Range	T_J	-	-40 to +105	$^\circ\text{C}$
Storage Temperature	T_{STG}	-	-65 to +150	$^\circ\text{C}$

Remarks:

[1] It is measured for any one of I/O pin when configured to push-pull output high.

[2] It is measured as total for Ports A, B, C and E when configured to push-pull output high.

[3] It is measured for any one of I/O pin when configured to push-pull output low.

[4] It is measured as total for Ports A, B, C and E when configured to push-pull output low.

1.2 DC Electrical Characteristics

$T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{DD} = V_{LVD1}$ to 3.6 V, unless specified otherwise

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Operating Voltage	V_{DD}	$f_{OSC} = 12\text{MHz}$	V_{LVD1}	-	3.6	V
Input High Voltage	V_{IH1}	All input pins except XIN2	$0.7 V_{DD}$	-	V_{DD}	V
	V_{IH2}	XIN2	$V_{DD} - 0.3$	-	V_{DD}	V
Input Low Voltage	V_{IL1}	All input pins except XIN2	0	-	$0.3 V_{DD}$	V
	V_{IL2}	XIN2	0	-	0.3	V
Output High Voltage	V_{OH}	$V_{DD} = 2.4\text{V}$, $I_{OH} = -1\text{mA}$, $T_A = 25^\circ\text{C}$	$V_{DD} - 0.7$	-	-	V
Output Low Voltage	V_{OL}	$V_{DD} = 2.4\text{V}$, $I_{OL} = 1\text{mA}$, $T_A = 25^\circ\text{C}$	-	0.4	1	V
Output High Current	I_{OH}	$V_{DD} = 2.4\text{V}$, $V_{OH} = 2.2\text{V}$, $T_A = 25^\circ\text{C}$	-	-2	-	mA
Output Low Current	I_{OL}	$V_{DD} = 2.4\text{V}$, $V_{OH} = 2.2\text{V}$, $T_A = 25^\circ\text{C}$	-	2	-	mA
Input High Leakage Current	I_{LH1}	All input pins except PROG, XIN2 and XOUT2, $V_{IN} = V_{DD}$	-	-	1	μA
	I_{LH2}	XIN2 and XOUT2, $V_{IN} = V_{DD}$	-	-	20	μA
	I_{LH3}	PROG, $V_{IN} = V_{DD}$	-	-	100	μA
Input Low Leakage Current	I_{LIL1}	All input pins except XIN2 and XOUT2, $V_{IN} = 0$	-	-	-1	μA
	I_{LIL2}	XIN2 and XOUT2, $V_{IN} = 0$	-	-	20	μA
Output High Leakage Current	I_{LOH}	All output pins, $V_{OUT} = V_{DD}$	-	-	1	μA
Output Low Leakage Current	I_{LOL}	All output pins, $V_{OUT} = 0\text{V}$	-	-	-1	μA
Pull-up Resistors	R_{PU}	$V_{DD} = 2.4\text{V}$, $V_{IN} = 0\text{V}$; $T_A = 25^\circ\text{C}$	40	80	160	k Ω
Pull-down Resistors	R_{PD}	$V_{DD} = 2.4\text{V}$, $V_{IN} = 0\text{V}$; $T_A = 25^\circ\text{C}$	75	150	300	k Ω
Supply Current Run Mode ^[1]	$I_{dd}(op)$	MCLK = RCOSC clock, $f_{HF} = 4\text{MHz}$, $V_{DD} = 3.0\text{V}$, $T_A = 25^\circ\text{C}$	-	2.8	3.3	mA
		MCLK = XIN2 clock, $f_{XIN2} = 32.768\text{kHz}$, $V_{DD} = 3.0\text{V}$, $T_A = 25^\circ\text{C}$	-	14	23	μA
		MCLK = int. low-freq. osc. clock, $f_{LF} = 50\text{kHz}$, $V_{DD} = 3.0\text{V}$, $T_A = 25^\circ\text{C}$	-	15	22.5	μA
Supply Current Idle Mode ^[1]	$I_{dd}(id)$	MCLK = RCOSC clock, $f_{HF} = 4\text{MHz}$, $V_{DD} = 3.0\text{V}$, $T_A = 25^\circ\text{C}$	-	1.8	2.3	mA
		MCLK = XIN2 clock, $f_{XIN2} = 32.768\text{kHz}$, $V_{DD} = 3.0\text{V}$, $T_A = 25^\circ\text{C}$	-	11	18	μA
		MCLK = int. low-freq. osc. clock, $f_{LF} = 50\text{kHz}$, $V_{DD} = 3.0\text{V}$, $T_A = 25^\circ\text{C}$	-	11	18	μA
Supply Current Power Down Mode ^[2]	$I_{dd}(pd)$	LCLK = XIN2 clock, $f_{XIN2} = 32.768\text{kHz}$, $V_{DD} = 3.0\text{V}$, $T_A = 25^\circ\text{C}$	-	5	7.5	μA
		LCLK = int. low-freq. osc. clock, $f_{LF} = 50\text{kHz}$, $V_{DD} = 3.0\text{V}$, $T_A = 25^\circ\text{C}$	-	2	5	μA
		$f_{HF} = \text{stop}$, $f_{XIN2} = \text{stop}$, $f_{LF} = \text{stop}$, $V_{DD} = 3.0\text{V}$, $T_A = 25^\circ\text{C}$	-	1	2.5	μA

Remarks:

- [1] Supply current does not include current drawn through internal pull-up resistors or external output current loads, and is tested if the condition is that all ports configured to output push-pull.
- [2] Supply current is tested with all digital and analog peripherals power down, and all IO ports configured as digital input with pull-up resistor enabled.
- [3] MCLK: Main system clock
LCLK: Subsystem clock
f_{HF}: Internal high-frequency oscillator clock frequency
f_{XIN2}: XIN2 clock frequency
f_{LF}: Internal low-frequency oscillator clock frequency

1.3 Low Voltage Detect circuit Characteristics

T_A = -40°C to +85°C

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Hysteresis Voltage of LVD (slew rate of LVD)	$\Delta V^{[1]}$		-	100	-	mV
Low Voltage Indicator	V _{LVI}	Program setting	1.65	1.8	1.95	V
		Default setting	2.0	2.15	2.3	V
		Program setting	2.35	2.5	2.65	V
		Program setting	2.65	2.8	2.95	V
Low Voltage Detect Level	V _{LVD1}		1.4	1.5	1.6	V

Remarks:

- [1] V_{LVD2} - V_{LVD1} = ΔV

1.4 LCD Driver

T_A = -40°C to +85°C, unless specified otherwise

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Internal dividing resistor for LCD power supply	R _{LCD}	RSEL = 1, V _{DD} = 3.0V	-	100	-	kΩ
		RSEL = 0, V _{DD} = 3.0V	-	200	-	kΩ
COM output impedance	R _{COM}	V _{DD} = 3.0V	-	2	-	kΩ
SEG output impedance	R _{SEG}	V _{DD} = 3.0V	-	2	-	kΩ

1.5 SRAM Data Retention Voltage in Stop Mode

T_A = -40°C to +85°C, unless specified otherwise

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Data Retention Supply Voltage	V _{DDDR}		1.0	-	3.6	V
Data Retention Supply Current	I _{DDDR}	V _{DDDR} = 1.0V Stop Mode	-	-	1	uA

1.6 Input/Output Capacitance

T_A = -40°C to +85°C, V_{DD} = 0 V

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input Capacitance	C _{IN}	f = 1MHz; unmeasured pins are connected to V _{SS}	-	-	10	pF
Output Capacitance	C _{OUT}					
I/O Capacitance	C _{IO}					


1.7 Flash Memory Data Retention

V_{DD} = 3.3V

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Data Retention	t _{DRP1}	10k write/erase cycle, T _A = 25°C	-	50	-	Year
	t _{DRP2}	10k write/erase cycle, T _A = 85°C	-	30	-	Year
	t _{DRP3}	10k write/erase cycle, T _A = 125°C	-	5	-	Year

1.8 Oscillation Characteristics

Data are based on characterization results unless otherwise specified.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Internal High-Frequency RC Oscillator	f_{HF}	$V_{DD} = 1.6V$ to $3.6V$	-	4	-	MHz
Int. RC Trimmed ^[1] Accuracy		$V_{DD} = 2V$ & $3.3V$, $T_A = 25^\circ C$	-1 ^[2]	-	1 ^[2]	%
		$V_{DD} = 1.6V$ to $3.6V$, $T_A = 25^\circ C$	-1	-	1	%
		$V_{DD} = 1.6V$ to $3.6V$, $T_A = -20^\circ C$ to $+85^\circ C$	-2	-	1.5	%
		$V_{DD} = 1.6V$ to $3.6V$, $T_A = -40^\circ C$ to $+105^\circ C$	-4	-	3	%
XIN2 Clock Frequency (crystal resonator)	f_{XIN2}		-	32.768	-	kHz
Internal Low-Frequency Oscillator Clock Frequency ^[4]	f_{LF}	$T_A = -20^\circ C$ to $+85^\circ C$	25	50	75	kHz

Remarks:

[1] Trimmed at $T_A = 25^\circ C$, $V_{DD} = 3.3V$

[2] Tested in production

[4] Without trimming

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Internal High-frequency Oscillator Stabilization Wait Time	t_{HFS}	t_{HFS} when released by internal reset	75	131	150	ms
		t_{HFS} when released by external interrupt ^[1]	-	$2^{11}/f_{OSC}$	-	ms
XIN2 Clock Oscillator Stabilization Wait Time	t_{XIN2S}	$f_{XIN2} = 32.768kHz$ ^[2]	-	1	-	s




[1] The duration of the oscillation stabilization time (t_{HFS}) when it is released from power down mode by Port A or Port B interrupt.

1.9 12-bit ADC Characteristics

V_{DD} = 3.3V, V_{ADC ref+} = 3.3V, V_{ADC ref-} = 0V

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input Voltage Range	V _{ADC IN}	-	V _{SS}	-	V _{DD}	V
Voltage Reference Range	V _{ADC ref}	-	V _{SS}	-	V _{DD}	V
ADC Voltage Resolution	-	-	1.61			mV
		External Voltage Reference	(V _{ADC ref+} + V _{ADC ref-}) / 2048			
Output Resolution	-	Single-ended mode	11			bits
		Differential mode	12			
Conversion Range	-	Single-ended mode	0.7	-	V _{DD}	V
		Differential mode (V _{IN+} - V _{IN-})	- V _{DD}	-	V _{DD}	V
		Differential Common Mode Voltage* (V _{cm})	0.7	-	1.9	V
Internal Sample & Hold Capacitance	C _{ADC IN}	-	-	-	10	pF
Input Resistance	R _{ADC IN}	-	5	-	-	MΩ
Conversion Clock Frequency	f _{ADC}	V _{DD} = 2.0V – 3.3V	1	-	3.2	MHz
Sampling time	t _{ADC,S}	f _{ADC} = 3.2MHz	1			μs
		-	3			
Total conversion time	t _{ADC,CONV}	f _{ADC} = 3.2MHz	16			μs
		-	16			
Dynamic performance	ENOB	V _{DD} = 3.3V, f _{ADC} = 3MHz, T _A = 25°C	10	-	-	bits
	INL		-	1	2	LSB
	DNL		-	1	2	LSB

*Differential Common Mode Voltage = (V_{in+}+V_{in-})/2



1.10 Temperature Sensor Characteristics

V_{DD} = 3.3V

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Voltage at 70°C ±2°C ^[1]	V ₇₀	T _A = 70°C, V _{DD} = 3.3V ± 10mV	1.1	1.3	1.5	V
Average Slope	M _{TS}		3.45	3.75	4.05	mV/°C
Start-up Time	T _{TS Start}		-	-	10	μs
ADC Sampling Time	T _{TS ADC}		-	20	30	μs

Remark:

1. Tested in production at V_{DD} = 3.3V ± 10mV and store in the TEMP_V70 byte.

1.11 Bandgap Voltage Reference

V_{DD} = 3.3V

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output Voltage	V _{BG}	T _A = 70°C, V _{DD} = 3.3V ± 10mV	2.35	2.40	2.45	V
Temperature trimming in system application	V _{BGT}	Firmware trimming to 2.4V, T _A = -40°C – 105°C, V _{DD} = 3.3V	-	2.40	-	V
Short-circuit Current	I _{OBG}		-	200	-	μA
Turn-on Time	T _{BGReady}		-	50	-	μs
Supply Rejection Ratio			-	20	-	mV/V

1.12 Thermal Characteristics

The maximum junction temperature (T_{JMAX}) can be calculated using the below equation:


$$T_{JMAX} = T_{AMAX} + (P_{DMAX} \times \theta_{JA})$$

Where:

- T_{AMAX} is the maximum ambient temperature in °C
- θ_{JA} is the package junction-to-ambient thermal resistance in °C/W
- P_{DMAX} is the sum of P_{INTMAX} and P_{IOMAX} ($P_{DMAX} = P_{INTMAX} + P_{IOMAX}$)
- P_{INTMAX} is the maximum internal power of the chip. It is calculated as the product of V_{DD} and I_{DD} , expressed in Watts.
- P_{IOMAX} is the maximum power dissipation of output pins, where $P_{IOMAX} = \sum (V_{OL} * I_{OL}) + \sum ((V_{DD} - V_{OH}) * I_{OH})$, and taking account of the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the IOs at low and high level of the application

Package thermal characteristics is shown in the table below are based on JEDEC JESD51-2 with 4-layer PCB in a natural convection environment. More information about JESD51-2 can be found in www.jedec.org.


Parameter	Symbol	Parameters	Value	Unit
Maximum Junction Temperature	T_{Jmax}		+105	°C
Thermal Resistance junction-ambient	θ_{JA}	QFN56 8mm x 8mm	42	°C/W
		QFN88 10mm x 10mm	40	°C/W
		LQFP128 14mm x 14mm	35	°C/W
		QFN128 14mm x 14mm	40	°C/W



2 Pin Assignment


2.1 DC6288FD32Z6 – QFN56, 32 seg x 4 com / 28 seg x 8 com

(QFN56)



2.2 DC6288FD32V6 – QFN88, 40 seg x 4 com / 36 seg x 8 com

(QFN88)



2.3 DC6288FD32B4A/B6A – LQFP128 / QFN128, 40 seg x 4 com / 36 seg x 8 com

(QFN128)

	○	128	PB4		96	PG7/SEG23
PB5	1	127	PB3		95	PG6/SEG22
PB6	2	126	PB2		94	PG5/SEG21
PB7	3	125	PB1		93	VDD
RSTN1	4	124	PB0		92	VDD
PC3	5	123	NC		91	VSS
PC2	6	122	NC		90	PG4/SEG20
CC0	7	121	NC		89	PG3/SEG19
VSS	8	120	NC		88	PG2/SEG18
NC	9	119	NC		87	PG1/SEG17
NC	10	118	NC		86	PG0/SEG16
NC	11	117	NC		85	SEG15
NC	12	116	NC		84	SEG14
NC	13	115	NC		83	SEG13
NC	14	114	NC		82	SEG12
NC	15	113	NC		81	SEG11
NC	16	112	NC		80	SEG10
VSS	17	111	NC		79	SEG9
PC0	18	110	PA7		78	SEG8
VDD	19	109	PA6		77	SEG7
VDD	20	108	PA5		76	SEG6/V1
PA0	21	107	PA4		75	SEG5/V2
CC4	22	106	CC2		74	SEG4/V3
PA1	23	105	PA4		73	V4
PA2	24	104	CC1		72	SEG3/COM7
NC	25	103	CC3		71	SEG2/COM6
PH5/SEG29	26	102	PA3		70	SEG1/COM5
PH6/SEG30	27	101	PH4/SEG28		69	SEG0/COM4
PH7/SEG31	28	100	PH3/SEG27		68	COM3
PD0/SEG32	29	99	PH2/SEG26		67	COM2
PD1/SEG33	30	98	PH1/SEG25		66	COM1
PD2/SEG34	31	97	PH0/SEG24		65	COM0
PD3/SEG35	32					
	33		PD4/SEG36			
	34		PD5/SEG37			
	35		PD6/SEG38			
	36		PD7/SEG39			
	37		NC			
	38		PF0			
	39		PF2			
	40		PF3			
	41		NC			
	42		CC1			
	43		CC2			
	44		CC3			
	45		PE3			
	46		NC			
	47		NC			
	48		NC			
	49		NC			
	50		PE4			
	51		CC4			
	52		ISPSEL			
	53		XIN2			
	54		XOUT2			
	55		RSTN2			
	56		NC			
	57		VSS			
	58		VSS			
	59		CC0			
	60		VDD			
	61		VDD			
	62		PF1			
	63		VDCE			
	64		VDD			

PB4	Type A GPIO w/ Interrupt	T24CA/PWM0	-	-	ADC V+ / ADC V-
PB5	Type A GPIO w/ Interrupt	-	TX (UART0)	-	ADC V+ / ADC V-
PB6	Type A GPIO w/ Interrupt	-	RX (UART0)	-	ADC V+ / ADC V-
PB7	Type A GPIO w/ Interrupt	-	-	-	ADC V+ / ADC V-
PC0	Type A GPIO w/ Interrupt	PWM1	-	-	ADC VREF+ / ADC V-
PC2-PC4	Type A GPIO w/ Interrupt	-	-	-	ADC V+ / ADC V-
PD0-PD7	Type B GPIO w/Interrupt	-	-	-	-
PE3-PE4	Type B GPIO w/ Interrupt	-	-	-	-
PF0-PF3	Type B GPIO w/ Interrupt	-	-	-	-
PG0-PG7	Type B GPIO w/ Interrupt	-	-	-	-
PH0-PH7	Type B GPIO w/ Interrupt	-	-	-	-

Type A GPIO: Hi-Z, or Totem Pole, or N-ch OD; Each mode w/ selectable pull-up/pull-down resistor
 Type B GPIO: Hi-Z w/ selectable pull-up/pull-down resistor, or Totem Pole, or N-ch OD

Special

Pin	Function	Remarks	Other
RSTN1, RSTN2	External Reset (Active-low)	Capacity load must be <50pF	ECLK (ISP-SL)
XIN2, XOUT2	32.768kHz Crystal Resonator Input, Output	-	-
COM0 – COM7	LCD Common Output	-	-
SEG0 – SEG55	LCD Segment Output	-	-
V1 – V4	LCD Power Supply Pin (External)	-	-
VDCE	LVD Reset Enable	-	-
CC0 – CC4	Closed Connection Pins	Connect the pin pair externally via PCB.	-
NC	No Connection	-	-
ISPSEL	Programming Pin	-	-
VDD	MCU Power Supply	Require 100uF + 0.1uF decoupling capacitor	-
VSS	MCU Power Ground	-	-

3 Architecture Overview

DC6288FD is an 8-bit Microcontroller Unit (MCU) with low voltage embedded Flash memory, internal high accuracy RC oscillator, LCD driver, analogue to digital converter (ADC), digital peripherals, and more for general low power or handheld applications.


As Flash memory is adopted in the MCU, firmware programming and upgrading (In System Programming) can be implemented which can significantly reduce development cycle time and dead inventory.

The internal RC oscillator can generate clock signal without any external components, and provide an accurate system clock that is trimmed from factory or by In-system Programmer during MCU programming for a more precise clocking.

The MCU also comes with array of timers/counters that can be configured for varies timing or counting needs. There are also capable for generate pulse width modulation signals automatically, allowing system control via analogue means.

The built-in communication peripherals provide an automated support for standard protocols used for module to module communication.

The 12 bit full differential, or 11 bit single-ended, successive approximation ADC with IO channel multiplexing provides a fast, accurate, and flexible analogue to digital interface for connecting the sensors to the MCU. It supports single, continuous, timer, or external event conversion mode. It also supports window watchdog that allow user program to react to analog event automatically.




4 Central Processing Unit (CPU)

The 1T CISC CPU (Central Processing Unit) consists of the instruction decoder, the arithmetic section and the program control section. Each program instruction is decoded by the instruction decoder. This unit generates the internal signals controlling the functions of the individual units within the CPU. They have an effect on the source and destination of data transfers and control the ALU processing.

The arithmetic section of the processor performs extensive data manipulation and is comprised of the arithmetic/logic unit (ALU), A register, B register and PSW register. The ALU accepts 8-bit data words from one or two sources and generates an 8-bit result under the control of the instruction decoder. The ALU performs the arithmetic operations add, subtract, multiply, divide, increment, decrement, BDC-decimal-add-adjust and compare, and the logic operations AND, OR, Exclusive OR, complement and rotate (right, left or swap nibble (left four)). Also included is a Boolean processor performing the bit operations as set, clear, complement, jump-if-not-set, jump-if-set-and-clear and move to/from carry. Between any addressable bit (and its complement) and the carry flag, it can perform the bit operations of logical AND or logical OR with the result returned to the carry flag.

The program control section controls the sequence in which the instructions stored in program memory are executed. The 16-bit program counter (PC) holds the address of the next instruction to be executed. The conditional branch logic enables internal and external events to the processor to cause a change in the program execution sequence.

Either one of the three clock sources can be supplied to CPU. For more detail clock generator diagram, refer to section 3 of the user guide.



5 Memory

Memory comprises of the following elements, namely:

- ◆ 32KB Flash memory for Code and Data usage
- ◆ 256B Internal SRAM
- ◆ 2KB Expanded SRAM
- ◆ 128B Special function register (SFR)
- ◆ 256B External special function register (XFR)

The embedded Flash memory can be partitioned for program or data memory use in 512 byte interval. It can be read and write by user program via the built-in Flash controller peripheral. In addition, the write operation is protected by write protection signature to avoid writing accidentally.

6 I/O port

There are eight GPIO ports on the MCU, Port A, B, C, D, E, F, G, and H.

The 56-pin QFN package has one 3-bit port (port A), two 1-bit ports (port B and port C), and two 8-bit ports (port G and port H).

The 88-pin QFN package has four 8-bit ports (port A, port D, port G, and port H), two 4-bit ports (port C and port F), one 2-bit port (port E), and one 1-bit port (port B).


The 128-pin LQFP/QFN package has five 8-bit ports (port A, port B, port D, port G, and port H), two 4-bit ports (port C and port F), and one 2-bit port (port E). All ports are latches used to drive the bi-directional I/O lines.

Each individual pin on Port A, B and C has the following feature that can be configure independently:

- Digital output mode (High impedance, push-pull, and open-drain mode)
- Pull-up resistor
- Input Schmitt trigger
- Interrupt trigger (Rising, falling, or both edge)
- Analogue channels

Each individual pin on Port E and F has the following configuration modes:

- Digital high impedance input mode with rising edge interrupt
- Digital high impedance input mode with pull-up resistor and falling edge interrupt
- Digital bi-direction open-drain mode with both edge interrupt
- Digital push-pull output mode




7 LCD Controller / Driver

LCD controller outputs segment and common voltages to LCD display panel, according to the on-chip display memory. Display memory is stored in the internal display RAM.


- ◆ Equip with on-chip LCD driver. Selectable resistance in 100kΩ and 200kΩ for the resistor ladder.
- ◆ Support external resistor ladder and dimming control by external variable resistor.
- ◆ 8 COM Settings
 - ◇ 1/4 bias, 1/8 duty
 - ◇ 1/3 bias, 1/8 duty
- ◆ 4 COM Settings
 - ◇ 1/2 bias, 1/2 duty
 - ◇ 1/3 bias, 1/3 duty
 - ◇ 1/3 bias, 1/4 duty
- ◆ Maximum number of displayed pixels:

Part No.	Package	Duty	Max. Display Pixels	Used COM Pins
DC6288FD32Z6	56-pin	1/2	64 pixels	COM0 – COM1
		1/3	96 pixels	COM0 – COM2
		1/4	128 pixels	COM0 – COM3
		1/8	224 pixels	COM0 – COM7
DC6288FD32V6/ DC6288FD32B4A/ DC6288FD32B6A	128-pin	1/2	80 pixels	COM0 – COM1
		1/3	120 pixels	COM0 – COM2
		1/4	160 pixels	COM0 – COM3
		1/8	288 pixels	COM0 – COM7
DC6288FD32B4B/ DC6288FD32B6B	128-pin	1/2	112 pixels	COM0 – COM1
		1/3	168 pixels	COM0 – COM2
		1/4	224 pixels	COM0 – COM3
		1/8	416 pixels	COM0 – COM7



8 12-Bit Full-differential ADC with Single-End Input Mode

The ADC module consists of two input paths, V+ and V-, to digitize full differential signal at maximum conversion rate of 200ksps. It can also be configured to measure signal-end input. The start of conversion can be triggered by register, timer overflow or external rising-edge. The reference voltage (VREF) is also selectable from either internal, external or VDD by software configurations.




9 Internal Bandgap Voltage Reference & Temperature Sensor

The internal bandgap voltage reference can provide a fix voltage which can be used for voltage comparison and measurement. The internal temperature sensor uses the ADC to sense the on-chip temperature without external component.

10 General Purpose Timers/Counters 0 & 1


Three independent general purpose 16-bit timers/counters, Timer0, and Timer1 are integrated for use in counting events, and causing periodic (repetitive) interrupts. Either can be configured to operate as timer or event counter. In the 'timer' function, the registers TLx and/or THx (x = 0, 1) are incremented once every machine cycle. Thus, one can think of it as counting machine cycles.

Regarding the 'counter' function, the registers TLx and/or THx (x = 0, 1) are incremented in response to a 1-to-0 transition at its corresponding external input pin, T0 or T1. In this function, the external input is sampled during every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during the cycle following the one in which the transition was detected. Since it takes 2 machine cycles (24 oscillator periods) to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. There are no restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.




11 Timer 2

Timer 2 consists of a 16-bit timer/counter unit and multiples of compare/capture units. The timer unit itself is capable as a 16-bit system timer/counter, or an external event timer/counter. It also provides the base counter value to the compare/capture units, where each compare/capture unit can act as a system clock timer, external event timer, or PWM output generator.



12 Timer 24

Timer 24 is a 24 bit timer that provides high resolution and counting length designed to capture Infra-red signal carrier frequency as high as 500kHz for event 2 seconds apart. In capture mode, there is 3 capture registers that can time 3 events automatically without servicing. It can also operate as interval timer mode and compare mode which can generates interrupt for timing purposes, and/or pulse width modulation (PWM) outputs.



13 Enhanced UART

The UART controller is fully compatible with the standard serial channel with enhancement. The UART perform framing error detection and automatic address recognition in all four modes (one synchronous and three asynchronous). It supports multiprocessor communication as does the standard UART protocol.

14 Inter-Integrated Circuit (I²C) Interface

The I²C Bus Controller supports all transfer modes from and to the I²C bus and transfers up to 100kbit/s in the standard mode or up to 400kbit/s in the fast mode. The I²C logic handles bytes transfer autonomously which keeps track of serial transfers, with status registers reflect the status of the I²C Bus Controller and the I²C bus to applications. The interface also supports the System Management Bus (SMBus) protocol where additional timeout detection is added.

15 Serial Peripheral Interface


The integrated master mode Serial Peripheral Interface (SPI) controller allows data to be synchronously transmitted and received simultaneously with bit rate up to 4Mbits/s between multiple external peripherals.

16 Low Voltage Detection Reset

The on-chip Low Voltage Detect circuit generates a system reset. It detects the level of V_{DD} by comparing the voltage at pin V_{DD} with reference voltage, V_{LVD1} (Low Voltage Detect Voltage Level 1). Whenever the voltage at V_{DD} is falling down and passing V_{LVD1} , the IC goes into back-up mode at the moment " $V_{DD} = V_{LVD1}$ ".

On the other hand, system reset pulse is generated by the rising slope of V_{DD} . While the voltage at pin V_{DD} is rising up and passing V_{LVD2} (Low Voltage Detect Voltage Level 2), the reset pulse is occurred at the moment " $V_{DD} \geq V_{LVD2}$ ".

LVD provides a hysteresis ($V_{LVD2} - V_{LVD1}$) to avoid the oscillation near the decision level. For the sake of reducing the current consumption, this function can be disabled when the IC is in power down mode.



17 In System Programming


The In System Programming (ISP) feature allows the update of Flash program memory content when the chip is already plugged on the application board. The DC6288FD series support ISP-SL protocol which requires only a 2 wire bus to perform the ISP function, minimize the impact on application design.

18 Ordering Information


Part No	Package	Lead Pitch	Program Flash	SRAM	Maximum LCD segments
DC6288FD32Z6	QFN56	0.5mm	32KB Configurable (Program + Data)	256B + 2KB	32 x 4 = 128 / 28 x 8 = 224
DC6288FD32V6	QFN88	0.4mm	32KB Configurable (Program + Data)	256B + 2KB	40 x 4 = 160 / 36 x 8 = 288
DC6288FD32B4A	LQFP128	0.4mm	32KB Configurable (Program + Data)	256B + 2KB	40 x 4 = 160 / 36 x 8 = 288
DC6288FD32B4B	LQFP128	0.4mm	32KB Configurable (Program + Data)	256B + 2KB	56 x 4 = 224 / 52 x 8 = 416
DC6288FD32B6A	QFN128	0.4mm	32KB Configurable (Program + Data)	256B + 2KB	40 x 4 = 160 / 36 x 8 = 288
DC6288FD32B6B	QFN128	0.4mm	32KB Configurable (Program + Data)	256B + 2KB	56 x 4 = 224 / 52 x 8 = 416

19 Package Outlines


19.1 56-pin QFN



19.2 88-pin QFN



19.3 128-pin LQFP




	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	---	---	1.6
STAND OFF	A1	0.05	---	0.15
MOLD THICKNESS	A2	1.35	1.4	1.45
LEAD WIDTH (PLATING)	b	0.13	0.18	0.23
LEAD WIDTH	b1	0.13	0.16	0.19
L/F THICKNESS (PLATING)	c	0.09	---	0.2
L/F THICKNESS	c1	0.09	---	0.16
	X	D	16 BSC	
	Y	E	16 BSC	
	X	D1	14 BSC	
	Y	E1	14 BSC	
BODY SIZE	X	M	6.855	6.955
	Y	N	6.855	7.055
EP SIZE			0.4 BSC	
LEAD FITCH	L	0.45	0.6	0.75
FOOTPRINT	L1		1 REF	
	0	0"	3.5"	7"
	01	0"	---	---
	02	11"	12"	13"
	03	11"	12"	13"
	R1	0.08	---	---
	R2	0.08	---	0.2
	S	0.2	---	---
	P	3.278	3.328	3.378
	Q	3.078	3.128	3.178
	T	0.05	---	0.15
	V	1.639	---	1.839
	U	1.539	---	1.739
PACKAGE EDGE TOLERANCE	ooo		0.2	
LEAD EDGE TOLERANCE	bbb		0.2	
COPLANARITY	ccc		0.08	
LEAD OFFSET	ddd		0.07	
MOLD FLATNESS	eee		0.05	

NOTES

- DATUM T, U, AND Z TO BE DETERMINED AT DATUM PLANE H
- DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE DATUM Y.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MATERIAL AND ARE DETERMINED AT DATUM PLANE DATUM H.
- DIMENSION H DOES NOT INCLUDE DAM BAR PROTRUSION. ALLOWABLE DAM BAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MINIMUM DIMENSION BY MORE THAN 0.08 mm. DAM BAR CANNOT BE LOCATED ON THE LOWER PORTION OF THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07 mm.

△ EXACT SHAPE OF EACH CORNER IS OPTIONAL.

19.4 128-pin QFN



20 Revision History

Document Rev No.	Issued Date	Section	Page	Description	Editor	Reviewer
0.6	May, 2016	-	-	Update to latest design	Patrick Li	-
0.72	Aug, 2017	-	-	Combined DC6288FT8/16/32	Patrick Chan	-
0.9	Feb 2018	-	-	Added QFN20 & QFN24 pin assignment Changed 16MHz to 12MHz	Patrick Chan	-
1.0	Mar 2018	-	-	Changed 6688FTxY6 to 6288FtxY6	Patrick Chan	-
1.1	Mar 2018	-	-	Updated QFN24 pin assignment	Patrick Chan	-
1.2	Jun 2018	-	-	Updated ADC specification	Patrick Li	-
1.3	Dec 2018	-	-	Added QFN28 pin assignment	Patrick Chan	-
1.4	May 2019	-	-	Added TSSOP20(L) pin assignment	Patrick Chan	Danny Ho
1.5	May 2019	-	-	Added thermal resistance	Patrick Chan	-
1.6	Aug 2019	-	-	Revised package thermal resistance Added TSSOP24 pin assignment	Patrick Chan	-
1.7	Mar 2020	-	-	Updated TSSOP24 pin 1-5 Updated Oscillator stabilization wait time Updated temperature sensor & bandgap	Patrick Chan, Patrick Li	Danny Ho
1.8	Mar 2020	-	-	Update pin function and GPIO	Patrick Li	-
1.9	Apr 2020	-	-	Added SOP8 pin assignment	Patrick Chan	-
2.0	Jun 2020	1.6	-	Update data retention	Danny Ho	-
2.1	Jul 2020	1.10	-	Update Bandgap Specification	Patrick Li	-
2.2	Jan, 2021	1.9	-	Update Temperature Sensor Specification	Danny Ho	-
		1.10	-	Update Bandgap Specification	-	-
1.0	Sep, 2021	All	All	Updated all LCD-related sections and released as 6288FD32 series	Patrick Chan	-
1.1	Sep, 2021	2, 6, 7, 18, 19.1	-	Added DC6288FD32Z6 QFN56 package support Added general-purpose I/O (port D, G, and H) which are mux'ed with SEG pins.	Patrick Chan	-
1.2	Nov, 2021	2,18,19	-	Updated pin assignment of all products Updated from LQFP128 to QFN128 package Updated Package Outline of QFN128 Updated Ordering Info from B4A/B to B6A/B	Patrick Chan	-
1.3	Dec, 2021	2, 18, 19	-	Added LQFP128 package support Modified QFN128 Package Outline	Patrick Chan	-
1.31	Dec, 2021	2, 18, 19	-	Modified QFN128 Package Outline Added QFN88 package support	Patrick Chan	-

Copyright Notice

This specification is copyrighted by Dragonchip Ltd. No part of this specification may be reproduced in any form or means, without the expressed written consent Dragonchip Ltd.

Disclaimer

Dragonchip Ltd. assumes no responsibility for any errors contained herein.

Copyright by Dragonchip Ltd. All Rights Reserved.

Dragonchip Ltd.

TEL: (852) 2776-0111

FAX: (852) 2776-0996

<http://www.dragonchip.com>